Abstract-Current general purpose libraries for multiple precision floating-point arithmetic such as MPFR suffer from a large performance penalty with respect to hard-wired instructions. The performance gap tends to become even larger with the advent of wider SIMD arithmetic in both CPUs and GPUs. In this paper, we present efficient algorithms for multiple precision floatingpoint arithmetic that are suitable for implementations on SIMD processors.
I. INTRODUCTION
Multiple precision arithmetic [3] is crucial in areas such as computer algebra and cryptography, and increasingly useful in mathematical physics and numerical analysis [1] . Early multiple precision libraries appeared in the seventies [2] , and nowadays GMP [7] and MPFR [6] are typically very efficient for large precisions of more than, say, 1000 bits. However, for precisions that are only a few times larger than the machine precision, these libraries suffer from a large overhead. For instance, the MPFR library for arbitrary precision and IEEEstyle standardized floating-point arithmetic is typically about a factor 100 slower than double precision machine arithmetic.
This overhead of multiple precision libraries tends to further increase with the advent of wider SIMD (Single Instruction, Multiple Data) arithmetic in modern processors, such as IN-TEL's AVX technology. Indeed, it is hard to take advantage of wide SIMD instructions when implementing basic arithmetic for individual numbers of only a few words. In order to fully exploit SIMD instructions, one should rather operate on suitably represented SIMD vectors of multiple precision numbers. A second problem with current SIMD arithmetic is that CPU vendors tend to favor wide floating-point arithmetic over wide integer arithmetic, whereas faster integer arithmetic is most useful for speeding up multiple precision libraries.
In order to make multiple precision arithmetic more useful in areas such as numerical analysis, it is a major challenge to reduce the overhead of multiple precision arithmetic for small multiples of the machine precision, and to build libraries with direct SIMD arithmetic for multiple precision floating-point numbers.
One existing approach is based on the "TwoSum" and "TwoProduct" operations [4] , [13] that allow for the exact computation of sums and products of two machine floatingpoint numbers. The results of these operations are represented as sums x + y where x and y have no "overlapping bits" (e.g. log 2 |x| log 2 |y| + 53 or y = 0). The TwoProduct operation can be implemented using only two instructions when hardware offers the fused-multiply-add (FMA) and fused-multiply-subtract (FMS) instructions, as is for instance the case for AVX2 enabled processors. The TwoSum operation could be done using only two instructions as well if we had similar fused-add-add and fused-add-subtract instructions. Unfortunately, this is not the case for current hardware.
It is well known that double machine precision arithmetic can be implemented reasonably efficiently in terms of the TwoSum and TwoProduct algorithms [4] , [13] , [15] . The approach has been further extended in [17] , [14] to higher precisions. Specific algorithms are also described in [12] for triple-double precision, and in [9] for quadruple-double precision. But these approaches tend to become inefficient for large precisions.
An alternative approach is to represent floating-point numbers by products mb e , where m is a fixed-point mantissa, e an exponent, and b ∈ 2 N the base. This representation is used in most of the existing multi-precision libraries such as GMP [7] and MPFR [6] . However, the authors are only aware of sequential implementations of this approach. In this paper we examine the efficiency of this approach on SIMD processors. As in [10] , we systematically work with vectors of multiple precision numbers rather than with vectors of "digits" in base b. We refer to [19] , [5] for some other recent approaches.
Our paper is structured as follows. In section II, we detail the representation of fixed-point numbers and basic arithmetic operations. We follow a similar approach as in [10] , but slightly adapt the representation and corresponding algorithms to allow for larger bit precisions of the mantissa. As in [10] , we rely on standard IEEE-754 compliant floating-point arithmetic that is supported by most recent processors and GPUs. For processors with efficient SIMD integer arithmetic, it should be reasonably easy to adapt our algorithms to this kind of arithmetic. Let μ be the bit precision of our machine floatingpoint numbers minus one (so that μ = 52 for IEEE-754 double precision numbers). Throughout this paper, we represent fixedpoint numbers in base 2 p by k-tuplets of machine floatingpoint numbers, where p is slightly smaller than μ and k 2.
The main bottleneck for the implementation of floatingpoint arithmetic on top of fixed-point arithmetic is shifting. This operation is particularly crucial for addition, since every addition requires three shifts. Section III is devoted to this topic and we will show how to implement reasonably efficient shifting algorithms for SIMD vectors of fixed-point numbers. More precisely, small shifts (of less than p bits) can be done in parallel using approximately 4k operations, whereas arbitrary shifts require approximately (log 2 k + 4)k operations.
In section IV, we show how to implement arbitrary precision floating-point arithmetic in base b = 2. Our approach is fairly standard. On the one hand, we use the "left shifting" procedures from section III in order to normalize floating-point numbers (so that mantissas of non zero numbers are always "sufficiently large" in absolute value). On the other hand, the "right shifting" procedures are used to work with respect to a common exponent in the cases of addition and subtraction. We also discuss a first strategy to reduce the cost of shifting and summarize the corresponding operation counts in Table II . In section V, we perform a similar analysis for arithmetic in base b = 2 p . This leads to slightly less compact representations, but shifting is reduced to multiple word shifting in this setting. The resulting operation counts can be found in Table III. The operation counts in Tables II and III really represent the worst case scenario in which our implementations for basic arithmetic operations are required to be "black boxes". Multiple precision arithmetic can be made far more efficient if we allow ourselves to open up these boxes when needed. For instance, any number of floating-pointing numbers can be added using a single function call by generalizing the addition algorithms from sections IV and V to take more than two arguments; this can become almost thrice as efficient as the repeated use of ordinary additions. A similar approach can be applied to entire algorithms such as the FFT [10] : we first shift the inputs so that they all admit the same exponent and then use a fixed-point algorithm for computing the FFT. We intend to come back to this type of optimizations in a forthcoming paper.
So far, we only checked the correctness of our algorithms using a prototype implementation. Our operation count analysis indicates that our approach should outperform others as soon as k 5 and maybe even for k = 3 and k = 4. Another direction of future investigations concerns correct rounding and full compliance with the IEEE standard, taking example on MPFR [6] .
Notations: Throughout this paper, we assume IEEE arithmetic with correct rounding and we denote by F the set of machine floating-point numbers. We let μ 8 be the machine precision minus one (which corresponds to the number of fractional bits of the mantissa) and let E min and E max be the minimal and maximal exponents of machine floating-point numbers. For IEEE double precision numbers, this means that μ = 52, E min = −1022 and E max = 1023.
In this paper, and contrary to [10] , the rounding mode is always assume to be "round to nearest". Given x, y ∈ F and * ∈ {+, −, ·}, we denote by •(x * y) the rounding of x * y to the nearest. For convenience of the reader, we denote •(x * y) = •(x * y) whenever the result •(x * y) = x * y is provably exact in the given context. If e is the exponent of x * y and E max > e E min +μ (i.e. in absence of overflow and underflow), then we notice that |•(x * y) − x * y| 2 e−μ−1 . For efficiency reasons, the algorithms in this paper do not attempt to check for underflows, overflows, and other exceptional cases.
Modern processors usually support fused-multiply-add (FMA) and fused-multiply-subtract (FMS) instructions, both for scalar and SIMD vector operands. Throughout this paper, we assume that these instructions are indeed present, and we denote by •(xy + z) and •(xy − z) the roundings of xy + z and xy − z to the nearest. Acknowledgment. We are very grateful to the third referee for various suggestions and for drawing our attention to several more or less serious errors in an earlier version of this paper.
II. FIXED-POINT ARITHMETIC
Let p ∈ {6, . . . , μ − 2} and k 2. In this section, we start with a survey of efficient fixed-point arithmetic at bit precision kp. We recall the approach from [10] , but use a slightly different representation in order to allow for high precisions k > 19. We adapted the algorithms from [10] accordingly and explicitly state the adapted versions. Allowing p to be smaller than μ corresponds to using a redundant number representation that makes it possible to efficiently handle carries during intermediate computations. We denote by δ = μ − p 2 the number of extra carry bits (these bits are sometimes called "nails", following GMP [7] ). We refer to section III-E for a table that recapitulates the operation counts for the algorithms in this section.
A. Representation of fixed-point numbers
Given 1/2 C 2 δ and an integer k 2, we denote by F p,k;C the set of numbers of the form
for numbers of the above form and abbreviate F p,k = F p,k;2 δ . Numbers in F p,k;4/5 are said to be in carry normal form.
Remark 1 The paper [10] rather uses the representation
This representation is slightly more efficient for small k, since it allows one to save one operation in the implementation of the multiplication algorithm. However, it is limited to small values
, since (k − 1)p must required to be smaller than −E min − μ. The representation (1) also makes it easier to implement efficient multiplication algorithms at high precisions k, such as Karatsuba's algorithm [11] or FFT-based methods [16] , [18] , [8] . We intend to return to this issue in a forthcoming paper.
Remark 2 Another minor change with respect to [10] is that we also require x i ∈ Z2 −p to hold for the last index i = k −1. In order to meet this additional requirement, we need two additional instructions at the end of the multiplication routine in section II-F below.
B. Splitting numbers at a given exponent
An important subalgorithm for efficient fixed-point arithmetic computes the truncation of a floating-point number at a given exponent:
Proposition 1 from [10] becomes as follows for "rounding to nearest": Proposition 1 Given x ∈ F and e ∈ {E min , . . . , E max − μ} such that |x| < 2 e+μ−2 , the algorithm Split e computes a numberx ∈ F withx ∈ Z2 e and |x − x| 2 e−1 .
C. Carry propagation
Numbers can be rewritten in carry normal form using carry propagition. This can be achieved as follows (of course, the loop being unrolled in practice):
A straightforward adaptation of [10, Proposition 2] yields:
D. Addition and subtraction
Non normalized addition and subtraction of fixed-point numbers is straightforward:
Proposition 9 from [10] now becomes:
E. Double length multiplication
The multiplication algorithm of fixed-point numbers is based on a subalgorithm LongMul e that computes the exact product of two numbers x, y ∈ F in the form of a sum xy = h + , with the additional constraint that h ∈ Z2 e . Without this additional constraint (and in absence of overflow and underflow), h and can be computed using the well known "Two Product" algorithm: h := •(xy), := •(xy − h). The LongMul e algorithm exploits the FMA and FMS instructions in a similar way.
Proposition 4 from [10] becomes as follows for "rounding to nearest": Proposition 4 Let x, y ∈ F and e ∈ {E min + μ, . . . , E max − μ} be such that |xy| < 2 μ+e−2 and xy ∈ Z2 e−μ . Then the algorithm LongMul e (x, y) computes a pair (h, ) ∈ F 2 with h ∈ Z2 e , h + = xy, and | | 2 e−1 .
F. General fixed-point multiplication
For C large enough as a function of k, one may use the following algorithm for multiplication (all loops again being unrolled in practice):
Notice that we need the additional line r k−1 := Split −p (r k−1 ) at the end with respect to [10] in order to ensure that r k−1 ∈ Z2 −p . Adapting [10, Proposition 10], we obtain:
III. FAST PARALLEL SHIFTING
In this section, we discuss several routines for shifting fixed-point numbers. All algorithms were designed to be naturally parallel. More precisely, we logically operate on SIMD vectors x = (x 1 , . . . , x w ) of fixed-point numbers
Internally, we rather work with fixed point numbers x = [x 0 , . . . , x k−1 ] whose "coefficients" are machine SIMD vectors x j = (x 1 j , . . . , x w j ). All arithmetic operations can then simply be performed in SIMD fashion using hardware instructions. For compatibility with the notations from the previous section, we omit the bold face for SIMD vectors, except if we want to stress their SIMD nature. For actual implementations for a given k, we also understand that we systematically use in-place versions of our algorithms and that all loops and function calls are completely expanded. 
A. Small parallel shifts
This proves that r = x2 s . 2
Proposition 7 Let s ∈ {0, . . . , p}. Given a fixed-point number x ∈ F p,k;C with C 2 δ+s−2 and |x
Proof Similar to the proof of Proposition 6. 2
B. Large parallel shifts
For shifts by s = σp bits with σ < k, we may directly shift the coefficients x i of the operand. Let σ = σ 0 + σ 1 2 + · · · + σ −1 2 −1 be the binary representation of σ with σ 0 , . . . , σ −1 ∈ {0, 1}. Then we decompose a shift by σp bits as the composition of shifts by either 0 or 2 i p bits for i = 0, . . . , −1, depending on whether σ i = 0 or σ i = 1. This way of proceeding has the advantage of being straightforward to parallelize, assuming that we have an instruction to extract a new SIMD vector from two given SIMD vectors according to a mask. On INTEL processors, there are several "blend" instructions for this purpose. In the pseudo-code below, we simply used "if expressions" instead.
The following propositions are straightforward to prove.
Combining with the algorithms from the previous subsection, we obtain the routines ShiftLeft and ShiftRight below for general shifts. Notice that we shift by at most kp bits. Due to the fact that we allow for nail bits, the maximal error is bounded by (C + 1)2 −pk .
C. Uniform parallel shifts
The routines LargeShiftLeft and LargeShiftRight were designed to work for SIMD vectors x = (x 1 , . . . , x w ) of fixedpoint numbers and shift amounts σ = (σ 1 , . . . , σ w ). If the number of bits by which we shift is the same σ = σ 1 = · · · = σ w for all entries, then we may use the following routines instead:
D. Retrieving the exponent
The IEEE-754 standard provides an operation logb for retrieving the exponent e of a machine number x ∈ F: if x = 0, then 2 e |x| < 2 e+1 . It is natural to ask for a similar function on F p,w , as well as a similar function logw in base 2 p (that returns the exponent e with 2 pe |x| < 2 pe+1 for every x ∈ F p,k with x = 0). For x = 0, we understand that logb(x) = logw(x) = −∞.
The functions LogB and LogW below are approximations for such functions logb and logw. More precisely, for all x ∈ F k,p;C in carry normal form with |x| < 1, we have
The routine LogB relies on the computation of a number Σ = Compress(x) ∈ F with |Σ − x| |x|2 −μ that only works under the assumption that kp < −E min . It is nevertheless easy to adapt the routine to higher precisions by cutting x into chunks of −E min /p machine numbers. The routine LogW relies on a routine HiWord that determines the smallest index i with x i = 0. Proof In Compress, let Σ i be the value of Σ after adding
−ip for all i, then Σ k = x and Compress returns an exact result. Otherwise, let i be minimal such that
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E. Operation counts
In Table I , we have shown the number of machine operations that are required for the fixed-point operations from this and the previous section, as a function of k. Of course, the actual time complexity of the algorithms also depends on the latency and throughput of machine instructions. We count an assignment z := (if b then x else y) as a single instruction.
IV. FLOATING-POINT ARITHMETIC IN BASE 2
Let p, k and δ be as in section II. We will represent floatingpoint numbers as products
where m ∈ F p,k is the mantissa of x and e ∈ E := {−2 μ , . . . , 2 μ } its exponent in base b ∈ 2 N . We denote by F p,k b E the set of all such floating-point numbers. We assume that the exponents in E can be represented exactly, by machine integers or numbers in F. As in most existing multiple precision libraries, we use an extended exponent range. For multiple precision arithmetic, it is indeed natural to support exponents of at least as many bits as the precision itself.
In this section, we assume that b = 2. The main advantage of this base is that floating-point numbers can be represented in a compact way. The main disadvantage is that normalization involves expensive shifts by general numbers of bits that are not necessarily multiples of p. Notice that b = 2 is also used in the MPFR library for multiple precision floating-point arithmetic [6] .
A. Normalization
E are again said to be in carry normal form and the routine CarryNormalize extends to F p,k 2 E by applying it to the mantissa. We say that a floatingpoint number x = m2 e with m ∈ F p,k is in dot normal form if we either have m = 0 or 1/2 − 2 −p |m| < 1. If x is also in carry normal form, then we simply say that x is in normal form. In absence of overflows, normalizations can be computed using the routine Normalize below. In the case when the number to be normalized is the product of two normalized floating-point numbers, we need to shift the mantissa by at most two bits, and it is faster to use the variant QuickNormalize.
Algorithm 
B. Arithmetic operations
Addition and subtraction of normalized floating-point numbers are computed as usual, by putting the mantissa under a common exponent, by adding or subtracting the shifted mantissas, and by normalizing the result. By increasing the common exponent by two, we also make sure that the most significant word of the addition or subtraction never provokes a carry. Floating-point multiplication is almost as efficient as its fixed-point analogue, using the following straightforward: way to speed up shifting is to let all entries share the same exponent e = e 1 = · · · = e w . Of course, this strategy may compromise the accuracy of some of the computations. Nevertheless, if all entries are of similar order of magnitude, then the loss of accuracy is usually limited to a few bits. Moreover, by counting the number of leading zeros of the mantissa of a particular entry m i 2 e , it is possible to monitor the loss of accuracy, and redo some of the computations if necessary.
When sharing exponents, it becomes possible to use UniformShiftLeft and UniformShiftRight instead of LargeShiftLeft and LargeShiftRight for multiple word shifts. The routine logb should also be adjusted: if the individual exponents given by the vector e = (e 1 , . . . , e w ), then logb should now return the vector (e, . . . , e) with e = max(e 1 , . . . , e w ). Modulo these changes, we may use the same routines as above for basic floating-point arithmetic.
D. Operation counts
In Table II , we give the operation counts for the various variants of the basic arithmetic operations +, − and × that we have discussed so far. For comparison, we have also shown the operation count for the algorithm from [14] that is based on floating-point expansions (notice that p = μ is somewhat better for this algorithm, since our algorithms rather use p ≈ μ − 4).
Due to the cost of shifting, we observe that additions and subtractions are the most costly operations for small and medium precisions k 8. For larger precisions k 12, multiplication becomes the main bottleneck.
V. FLOATING-POINT ARITHMETIC IN BASE 2 p
As we can see in Table II , additions and subtractions are quite expensive when working in base b = 2. This is due to the facts that shifting is expensive with respect to this base and that every addition involves three shifts. For this reason, we will now examine floating-point arithmetic in the alternative base b = 2 p . One major disadvantage of this base is that normalized non zero floating-point numbers may start with as many as p − 1 leading zero bits. This means that k should be increased by one in order to achieve a similar accuracy. We notice that the base b = 2 p is also used in the native mpf layer for floating-point arithmetic in the GMP library [7] .
Carry normal forms are defined in the same way as in base b = 2. We say that a floating-point number x = m2 ep with m ∈ F p,k is in dot normal form if |m| < 4/5 and either m = 0 or m 0 = 0. We say that x is in normal form if it is both in carry normal form and in dot normal form.
A. Addition and subtraction
In section IV-B, we increased the common exponent of the summands of an addition by two in order to avoid carries. When working in base 2 p , a similar trick would systematically shift out the least significant words of the summands. Instead, it is better to allow for carries, but to adjust the routine for normalization accordingly, by temporarily working with mantissas of k + 1 words instead of k. Modulo this change, the routines for addition and subtract are now as follows: 
B. Multiplication
The dot normalization of a product becomes very particular when working in base 2 p since this can always be accomplished using a large shift by either 0 or p or 2p bits. Let LargeShiftLeft * be the variant of LargeShiftLeft obtained by replacing the condition d < k by d 2. In order to achieve an accuracy of about (k − 1)p bits at least, we extend the mantissas by one machine coefficient before multiplying them. The routine QuickNormalize suppresses the extra entry. 
C. Operation counts
In Table II , we give the operation counts for floating-point addition, subtraction and multiplication in base 2 p . In a similar way as in section IV-C, it is possible to share exponents, and the table includes the operation counts for this strategy. This time, additions and subtractions are always cheaper than multiplications.
